74LS92: Difference between revisions
Jump to navigation
Jump to search
Numberformat (talk | contribs) |
Numberformat (talk | contribs) |
||
| Line 1: | Line 1: | ||
= Divide-by-twelve counter = | = Divide-by-twelve counter = | ||
[[File:74LS92_pin_config. | [[File:74LS92_pin_config.jpg|thumb]] | ||
The '92 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-six. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. | The '92 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-six. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state. | ||
Latest revision as of 21:18, 15 June 2021
Divide-by-twelve counter
The '92 is a 4-stage ripple counter containing a high speed flip-flop acting as a divide-by-two and three flip-flops connected as a divide-by-six. HIGH signals on the Master Reset (MR) inputs override the clocks and force all outputs to the LOW state.