74F573: Difference between revisions

Latest revision as of 03:56, 1 July 2021

Due to chip packaging limitations in the 1970s, there was great effort to use the minimum number of pins for external connections.

Intel multiplexed address & data buses, using the same pins to carry two sets of information: address & data.

Chips like this one is commonly used for this purpose.

Revision as of 15:15, 26 June 2021 view source Numberformat (talk \| contribs) Bureaucrats, Interface administrators, Administrators 581 edits Created page with "Due to chip packaging limitations in the 1970s, there was great effort to use the minimum number of pins for external connections. Intel multiplexed address & data buses, usi..."		Latest revision as of 03:56, 1 July 2021 view source Numberformat (talk \| contribs) Bureaucrats, Interface administrators, Administrators 581 edits No edit summary
Line 1:		Line 1:
			== Octal D-Type Latch with 3-STATE Outputs ==

	Due to chip packaging limitations in the 1970s, there was great effort to use the minimum number of pins for external connections.		Due to chip packaging limitations in the 1970s, there was great effort to use the minimum number of pins for external connections.